

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-233469

(43)Date of publication of application : 02.09.1998

(51)Int.Cl.

H01L 23/14

H01L 23/12

(21)Application number : 09-033936

(71)Applicant : TAIYO YUDEN CO LTD

(22)Date of filing : 18.02.1997


(72)Inventor : SUZUKI KAZUTAKA  
FUJIMOTO MASAYUKI

## (54) SEMICONDUCTOR DEVICE

## (57)Abstract:

**PROBLEM TO BE SOLVED:** To provide a semiconductor device by which a malfunction due to separately mounted noise-proofing parts can be eliminated, by allowing a substrate to be connected with a semiconductor chip to have a function to remove noises.

**SOLUTION:** A substrate 4 is made of magnetic material with high specific resistance, so that noises can be surely removed from a signal inputted from a semiconductor chip 1 through the substrate 4 and a signal outputting from the semiconductor chip 1 through the substrate 4, when they are subjected to be inputted or outputted. Therefore, noise-proofing parts are unnecessary to be provided separately around a semiconductor device mounted conventionally to a mother board, and a space for mounting the noise-proofing parts becomes unnecessary on the mother board, contributing to high-density mounting, and no land for noise-proofing parts and no running line are needed, thus simplifying the wiring of mother board.



## CLAIMS

---

[Claim(s)]

[Claim 1] A semiconductor device characterized by what the above-mentioned substrate was formed from a magnetic substance material which has high specific resistance in a semiconductor device constituted by connecting a semiconductor chip on a substrate so that an electrode under a substrate and an electrode of a semiconductor chip might flow.

[Claim 2] The semiconductor device according to claim 1 characterized by what a magnetic substance material is a ferrite.

[Claim 3] The semiconductor device according to claim 1 or 2 characterized by what was connected via a noise rejection circuit which provided an electrode of a semiconductor chip, and an electrode under a substrate in a substrate.

[Claim 4] The semiconductor device according to claim 3 characterized by what a noise rejection circuit is an inductor circuit or a capacitor circuit.

---

[Translation done.]

## DETAILED DESCRIPTION

---

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the semiconductor device constituted by connecting a semiconductor chip on the substrate.

[0002]

[Description of the Prior Art] In recent years, the semiconductor device with BGA (Ball Grid Arrey) or a new package form of CSP (Chip Size Package) is put in practical use.

[0003] This semiconductor device connects a semiconductor chip to the substrate upper surface which comprises ceramics, glass epoxy, etc. with flip chip bonding method, forms the vamp which changes from Hitoshi Handa to the substrate undersurface in predetermined arrangement, and is constituted.

Compared with the semiconductor device with a lead till then, it excels in the correspondence to the formation of many terminals, reduction of a packaging area, and the field of shortening of a wire length.

[0004]

[Problem(s) to be Solved by the Invention] By the way, when a semiconductor device is mounted in a mother board, a noise poses a problem by digitization and high-frequency-izing of a signal, and it will be necessary to arrange noise suppression parts, such as a chip bead, to the input output section of a semiconductor device, and to perform noise rejection to it.

[0005] Conventionally, although the above-mentioned noise suppression parts are separately arranged around the semiconductor device mounted in the mother board, It is difficult to secure the space for mounting noise suppression parts in the mother board as which high density assembly is requested, and there is fault which the land and leading-about line for mounting noise suppression parts are needed, and wiring of a mother board complicates.

[0006] The place which this invention was made in light of the above-mentioned circumstances, and is made into the purpose is giving a noise rejection function to the substrate to which a semiconductor chip is connected, and there is in providing the semiconductor device which can cancel the fault in the case of mounting noise suppression parts separately.

[0007]

[Means for Solving the Problem] In order to attain the above-mentioned purpose, in a semiconductor device constituted by connecting a semiconductor chip on a substrate so that an electrode under a substrate and an electrode of a semiconductor chip might flow, this invention is characterized [ the ] by what the above-mentioned substrate was formed for from a magnetic substance material which has high specific resistance.

[0008] By forming a substrate from a magnetic substance material which has high specific resistance according to this invention, A noise can be removed in a stage of input and output, and it is not necessary to arrange noise suppression parts separately around a semiconductor device mounted in a mother board like before from both a signal inputted into a semiconductor chip via a substrate, and a signal outputted via a substrate from a semiconductor chip.

[0009]

[Embodiment of the Invention]

[A 1st embodiment] The built-up-section figure of the semiconductor device concerning a 1st embodiment of this invention is shown in drawing 1 (a).

[0010]The semiconductor chip (bare chip) 1 comprises IC, LSI, etc., and two or more electrodes 2 are formed in the undersurface in predetermined arrangement. The vamp 3 which comprises Hitoshi Handa's cementing material is formed in each electrode 2, respectively.

[0011]various ferrites, such as the magnetic material in which the substrate 4 has high specific resistance, for example, a Mn-Zn system ferrite, a nickel-Zn system ferrite, and a Cu-Zn system ferrite, — it is preferably formed from the nickel-Zn system ferrite. In this substrate 4, two or more conductor paths 5 are formed corresponding to the electrode position of the semiconductor chip 1. The vamp 6 which comprises Hitoshi Handa's cementing material is formed in the position corresponding to this the lower end exposed portion of each conductor path 5, or under a substrate, respectively.

[0012]The substrate 4 with a such built-in conductor path prepares the ferrite sheet in which penetration formation of the through hole was carried out, for example, It can create by preparing the ferrite substrate which fills up the through hole of this ferrite sheet with metal paste, such as Ag system, and calcinates this or by which penetration formation of the through hole was carried out, and filling up with and stiffening the same metal paste as the through hole of this ferrite substrate.

[0013]In the vamp 5 provided in that undersurface, the above-mentioned semiconductor chip 1 is connected to the upper bed exposed portion of the conductor path 6 of the substrate 4 by using this vamp 5 as a jointing material, and the crevice between this semiconductor chip 1 and substrate 4 is filled up with the sealing resin 7, such as epoxy.

[0014]This semiconductor device is mounted in a mother board by using as a bonding electrode the vamp 6 provided in the undersurface of the substrate 4.

[0015]In order to manufacture the semiconductor device shown in drawing 1 (a), as shown in the figure (b), the semiconductor chip 1 which has the vamp 3, and the substrate 4 which contained the conductor path 5 are first prepared for the undersurface electrode 2. Of course, the substrate 4 of a size corresponding for taking more than one is prepared, and it may be made to divide this using a dicing machine with a rotary blade, etc. by a final process.

[0016]Next, alignment is carried out and this semiconductor chip 1 is laid in the upper surface of the substrate 4 so that the vamp 3 of the semiconductor chip 1 may consistent with the upper bed exposed portion of the conductor path 5 of the substrate 4.

[0017]And this is supplied to a reflow furnace, heat melting of the vamp 3 is carried out, a part for melting is stiffened, and the electrode 2 of the semiconductor chip 1 and the upper bed exposed portion of the conductor path 5 of the substrate 4 are electrically connected via the vamp 3.

[0018]Next, the crevice between the semiconductor chip 1 and the substrate 4 is made to slush and harden the paste state sealing resin 7.

[0019]Next, the vamp 6 is formed in the position corresponding to the lower end exposed portion of the conductor path 5 of the substrate 4, or this under a substrate, and, finally a conduction test etc. are inspected.

[0020]According to the semiconductor device concerning a 1st embodiment, since it has formed from the magnetic substance material which has high specific resistance, the substrate 4, A noise is exactly removable from both the signal inputted into the semiconductor chip 1 via the substrate 4, and the signal outputted via the substrate 4 from the semiconductor chip 1 in the stage of input and output.

[0021] Therefore, it is not necessary to arrange noise suppression parts separately around the semiconductor device mounted in the mother board like before, and the space for mounting noise suppression parts is eliminated from a mother board, and can contribute to high density assembly, and. The land and leading-about line for noise suppression parts are eliminated, and wiring of a mother board can be simplified.

[0022] Although what connected the electrode 2 of the semiconductor chip 1 to the upper bed exposed portion of the conductor path 5 of the substrate 4 via the vamp 3 was illustrated in a 1st above-mentioned embodiment, The vamp 3 is eliminated from the electrode 2 of the semiconductor chip 1, Hitoshi Handa's jointing material is provided in this electrode 2 or the upper bed exposed portion of the conductor path 5 as the substitute, and it may be made to connect both via this jointing material.

[0023] Although what formed the vamp 6 in the lower end exposed portion of the conductor path 5 of the substrate 4 was illustrated, this vamp 6 is not necessarily required, when providing the vamp and jointing material which replace this in the mother board side.

[0024] Although what filled up the crevice between the semiconductor chip 1 and the substrate 4 with the sealing resin 7 was illustrated, it may be made to use this sealing resin 7, only when the mechanical connection resilience between both is insufficient.

[0025] [A 2nd embodiment] The built-up-section figure of the semiconductor device concerning a 2nd embodiment of this invention is shown in drawing 2 (a).

[0026] The semiconductor chip (bare chip) 11 comprises IC, LSI, etc., and two or more electrodes 12 are formed in the undersurface in predetermined arrangement. The vamp 13 which comprises Hitoshi Handa's cementing material is formed in each electrode 12, respectively.

[0027] various ferrites, such as the magnetic material in which the substrate 14 has high specific resistance, for example, a Mn-Zn system ferrite, a nickel-Zn system ferrite, and a Cu-Zn system ferrite, -- it is preferably formed from the nickel-Zn system ferrite. In this substrate 14, two or more inductor circuits 15 are formed corresponding to the electrode position of the semiconductor chip 11. This inductor circuit 15 makes the substrate 14 two or more layer structure, connects to a coiled form the conductor for coils of the 1/2 circumference or the 3/4 circumference formed between each class via the through hole internal conductor of each class, and is constituted. The vamp 16 which comprises Hitoshi Handa's cementing material is formed in the position corresponding to this the lower end exposed portion of each inductor circuit 15, or under a substrate, respectively.

[0028] The substrate 14 with a such built-in inductor circuit, For example, a through hole prepares the ferrite sheet by which penetration formation was carried out, Screen-stencil metal paste, such as Ag system, on this ferrite sheet, and it is filled up with some metal paste in a through hole, and the conductor for coils is formed on a sheet, After the number of predetermined sheets accumulating this ferrite sheet and sticking it by pressure, it can create by cutting and calcinating this to a prescribed dimension.

[0029] In the vamp 13 provided in that undersurface, the above-mentioned semiconductor chip 11 is electrically connected to the upper bed exposed portion of the inductor circuit 15 of the substrate 14 by using this vamp 13 as a jointing material, and the crevice between this semiconductor chip 11 and substrate 14 is filled up with the sealing resin 17, such as an epoxy resin.

[0030] In order to manufacture the semiconductor device shown in drawing 2 (a), as shown in the figure (b), the semiconductor chip 11 which has the vamp 13, and the substrate 14 which

contained the inductor circuit 15 are first prepared for the undersurface electrode 12. Of course, the substrate 14 of a size corresponding for taking more than one is prepared, and it may be made to divide this using a dicing machine with a rotary blade, etc. by a final process.

[0031]Next, alignment is carried out and this semiconductor chip 11 is laid in the upper surface of the substrate 14 so that the vamp 13 of the semiconductor chip 11 may consistent with the upper bed exposed portion of the inductor circuit 15 of the substrate 14.

[0032]And this is supplied to a reflow furnace, heat melting of the vamp 13 is carried out, a part for melting is stiffened, and the electrode 12 of the semiconductor chip 11 and the upper bed exposed portion of the inductor circuit 15 of the substrate 14 are electrically connected via the vamp 13.

[0033]Next, the crevice between the semiconductor chip 11 and the substrate 14 is made to slush and harden the paste state sealing resin 17.

[0034]Next, the vamp 16 is formed in the position corresponding to the lower end exposed portion of the inductor circuit 15 of the substrate 14, or this under a substrate, and a conduction test etc. are inspected.

[0035]According to the semiconductor device concerning a 2nd embodiment, since it has formed from the magnetic substance material which has high specific resistance, the substrate 14, A noise is exactly removable from both the signal inputted into the semiconductor chip 11 via the substrate 14, and the signal outputted via the substrate 14 from the semiconductor chip 11 in the stage of input and output. Since the inductor circuit 15 is formed as a noise rejection circuit in the substrate 14, compared with the case where noise rejection is performed, high removal efficiency is acquired only with the substrate 14.

[0036]Therefore, it is not necessary to arrange noise suppression parts separately around the semiconductor device mounted in the mother board like before, and the space for mounting noise suppression parts is eliminated from a mother board, and can contribute to high density assembly, and. The land and leading-about line for noise suppression parts are eliminated, and wiring of a mother board can be simplified.

[0037]Although what connected the electrode 12 of the semiconductor chip 11 to the upper bed exposed portion of the inductor circuit 15 of the substrate 14 via the vamp 13 was illustrated in a 2nd above-mentioned embodiment, The vamp 13 is eliminated from the electrode 12 of the semiconductor chip 11, Hitoshi Handa's jointing material is provided in this electrode 12 or the upper bed exposed portion of the inductor circuit 15 as the substitute, and it may be made to connect both via this jointing material.

[0038]Although what formed the vamp 16 in the lower end exposed portion of the inductor circuit 15 of the substrate 14 was illustrated, this vamp 16 is not necessarily required, when providing the vamp and jointing material which replace this in the mother board side.

[0039]Although what filled up the crevice between the semiconductor chip 11 and the substrate 14 with the sealing resin 17 was illustrated, it may be made to use this sealing resin 17, only when the mechanical connection resilience between both is insufficient.

[0040]Although what formed the inductor circuit 15 according to the number of electrodes of the semiconductor chip 11 in the substrate 14 was illustrated further again, it is good also as the conductor path 5 like a 1st embodiment in a part of these inductor circuits 15.

[0041][A 3rd embodiment] The built-up-section figure of the semiconductor device concerning a 3rd embodiment of this invention is shown in drawing 3 (a).

[0042]The semiconductor chip (bare chip) 21 comprises IC, LSI, etc., and two or more electrodes 22 are formed in the undersurface in predetermined arrangement. The vamp 23

which comprises Hitoshi Handa's cementing material is formed in each electrode 22, respectively.

[0043] various ferrites, such as the magnetic material in which the substrate 24 has high specific resistance, for example, a Mn-Zn system ferrite, a nickel-Zn system ferrite, and a Cu-Zn system ferrite, — it is preferably formed from the nickel-Zn system ferrite. In this substrate 24, two or more inductor circuits 25 and capacitor circuits 26 are formed corresponding to the electrode position of the semiconductor chip 21. This inductor circuit 25 makes the substrate 24 two or more layer structure, connects to a coiled form the conductor for coils of the 1/2 circumference or the 3/4 circumference formed between each class via the through hole internal conductor of each class, and is constituted. On the other hand, the capacitor circuit 26 connects alternately the conductor for internal electrodes formed between each class via the through hole internal conductor of each class, and is constituted. The vamp 27 which comprises Hitoshi Handa's cementing material is formed in the position corresponding to this the lower end exposed portion of each inductor circuit 25, or under a substrate, and the position corresponding to this the lower end exposed portion of each capacitor circuit 26, or under a substrate, respectively.

[0044] The substrate 24 with a such built-in inductor circuit. For example, a through hole prepares the ferrite sheet by which penetration formation was carried out. Screen-stencil metal paste, such as Ag system, on this ferrite sheet, and it is filled up with some metal paste in a through hole, and the conductor for coils and the conductor for internal electrodes are formed on a sheet. After the number of predetermined sheets accumulating a ferrite sheet and sticking this ferrite sheet by pressure, it can create by cutting and calcinating this to a prescribed dimension.

[0045] In the vamp 23 provided in the undersurface, the above-mentioned semiconductor chip 21 is connected to the upper bed exposed portion of the inductor circuit 25 of the substrate 24, and the capacitor circuit 26 by using this vamp 23 as a jointing material. The crevice between this semiconductor chip 21 and substrate 24 is filled up with the sealing resin 28, such as an epoxy resin.

[0046] In order to manufacture the semiconductor device shown in drawing 3 (a), as shown in the figure (b), the semiconductor chip 21 which has the vamp 23, and the substrate 24 which contained the inductor circuit 25 and the capacitor circuit 26 are first prepared for the undersurface electrode 22. Of course, the substrate 24 of a size corresponding for taking more than one is prepared, and it may be made to divide this using a dicing machine with a rotary blade, etc. by a final process.

[0047] Next, alignment is carried out and this semiconductor chip 21 is laid in the upper surface of the substrate 24 so that the vamp 23 of the semiconductor chip 21 may consistent with the upper bed exposed portion of the inductor circuit 25 of the substrate 24, and the capacitor circuit 26.

[0048] And this is supplied to a reflow furnace, heat melting of the vamp 23 is carried out, a part for melting is stiffened, and the upper bed exposed portion of the electrode 22 of the semiconductor chip 21, the inductor circuit 25 of the substrate 24, and the capacitor circuit 26 is electrically connected via the vamp 23.

[0049] Next, the crevice between the semiconductor chip 21 and the substrate 24 is made to slush and harden the paste state sealing resin 28.

[0050] Next, the vamp 27 is formed in the position corresponding to the lower end exposed portion of the inductor circuit 25 of the substrate 24, and the capacitor circuit 26, or this

under a substrate, and, finally a conduction test etc. are inspected.

[0051]According to the semiconductor device concerning a 3rd embodiment, since it has formed from the magnetic substance material which has high specific resistance, the substrate 24, A noise is exactly removable from both the signal inputted into the semiconductor chip 21 via the substrate 24, and the signal outputted via the substrate 24 from the semiconductor chip 21 in the stage of input and output. Since the inductor circuit 25 and the capacitor circuit 26 are formed as a noise rejection circuit in the substrate 24, compared with the case where noise rejection is performed, high removal efficiency is acquired only with the substrate 24.

[0052]Therefore, it is not necessary to arrange noise suppression parts separately around the semiconductor device mounted in the mother board like before, and the space for mounting noise suppression parts is eliminated from a mother board, and can contribute to high density assembly, and. The land and leading-about line for noise suppression parts are eliminated, and wiring of a mother board can be simplified.

[0053]Although what connected the electrode 22 of the semiconductor chip 21 to the upper bed exposed portion of the inductor circuit 25 of the substrate 24 and the capacitor circuit 26 via the vamp 23 was illustrated in a 3rd above-mentioned embodiment, The vamp 23 is eliminated from the electrode 22 of the semiconductor chip 21, Hitoshi Handa's jointing material is provided in the upper bed exposed portion of this electrode 22 or the inductor circuit 25, and the capacitor circuit 26 as the substitute, and it may be made to connect both via this jointing material.

[0054]Although what formed the vamp 27 in the lower end exposed portion of the inductor circuit 25 of the substrate 24 and the capacitor circuit 26 was illustrated, this vamp 27 is not necessarily required, when providing the vamp and jointing material which replace this in the mother board side.

[0055]Although what filled up the crevice between the semiconductor chip 21 and the substrate 24 with the sealing resin 28 was illustrated, it may be made to use this sealing resin 28, only when the mechanical connection resilience between both is insufficient.

[0056]Although what provided the inductor circuit 25 and the capacitor circuit 26 according to the number of electrodes of the semiconductor chip 21 in the substrate 24 was illustrated further again, It is good also as the conductor path 5 like a 1st embodiment in a part of these inductor circuit 25 and capacitor circuit 26, and, of course, good also considering all as the capacitor circuit 26.

[0057][A 4th embodiment] The built-up-section figure of the semiconductor device concerning a 4th embodiment of this invention is shown in drawing 4 (a).

[0058]The semiconductor chip (bare chip) 31 comprises IC, LSI, etc., and two or more electrodes 32 are formed in the upper surface in predetermined arrangement.

[0059]Various ferrites, such as the magnetic material in which the substrate 33 has high specific resistance, for example, a Mn-Zn system ferrite, a nickel-Zn system ferrite, and a Cu-Zn system ferrite, — it is preferably formed from the nickel-Zn system ferrite. In this substrate 33, two or more conductor paths 34 are formed. The vamp 36 which the electrode (land) 35 is formed, respectively and changes from Hitoshi Handa's cementing material to the position corresponding to this the lower end exposed portion of each conductor path 34 or under a substrate is formed in the position corresponding to this the upper bed exposed portion of each conductor path 34, or under a substrate, respectively.

[0060]The substrate 33 with a such built-in conductor path prepares the ferrite sheet in



which penetration formation of the through hole was carried out, for example, [ whether screen-stencil metal paste, such as Ag system, on this ferrite sheet, and it is filled up with some metal paste in a through hole, and the conductor for electrodes is formed on a sheet and this is calcinated, and ] Or it can create by filling up with and stiffening the same metal paste as a through hole, a through hole preparing the ferrite substrate by which penetration formation was carried out, and forming the conductor for electrodes on this ferrite substrate. [0061]As for the above-mentioned semiconductor chip 31, the undersurface is connected on the substrate 33 via the die bond resin 37, such as epoxy, and the electrode 32 is connected to the upper bed exposed portion of the conductor path 34 of the substrate 33 via the wire 38. The semiconductor chip 31 connected on the substrate 33 is covered with the mold resin 39, such as epoxy.

[0062]This semiconductor device is mounted in a mother board by using as a bonding electrode the vamp 36 provided in the undersurface of the substrate 33.

[0063]In order to manufacture the semiconductor device shown in drawing 4 (a), as shown in the figure (b), the semiconductor chip 31 and the substrate 33 which contained the conductor path 34 are prepared first. Of course, the substrate 33 of a size corresponding for taking more than one is prepared, and it may be made to divide this using a dicing machine with a rotary blade, etc. by a final process.

[0064]Next, the paste state die bond resin 37 is applied to the upper surface of the substrate 33, the semiconductor chip 31 is laid on this, and the die bond resin 37 is stiffened.

[0065]Next, the electrode 32 of the semiconductor chip 31 and the electrode 35 of the upper surface of the substrate 33 are electrically connected via the wire 38.

[0066]Next, it adheres to the circumference of the semiconductor chip 31 on the substrate 33, and it is made to harden the paste state mold resin 39 using a mold etc.

[0067]Next, the vamp 36 is formed in the position corresponding to the lower end exposed portion of the conductor path 34 of the substrate 33, or this under a substrate, and, finally a conduction test etc. are inspected.

[0068]According to the semiconductor device concerning a 4th embodiment, since it has formed from the magnetic substance material which has high specific resistance, the substrate 33, A noise is exactly removable from both the signal inputted into the semiconductor chip 31 via the substrate 33, and the signal outputted via the substrate 33 from the semiconductor chip 31 in the stage of input and output. even when the electrode position of the semiconductor chip 31 and the electrode position of the substrate 33 do not correspond, both are connected exactly — things can be carried out.

[0069]Therefore, it is not necessary to arrange noise suppression parts separately around the semiconductor device mounted in the mother board like before, and the space for mounting noise suppression parts is eliminated from a mother board, and can contribute to high density assembly, and. The land and leading-about line for noise suppression parts are eliminated, and wiring of a mother board can be simplified.

[0070]Although what connected the electrode 32 of the semiconductor chip 31 to the electrode 35 of the substrate 33 via the wire 38 was illustrated in a 4th above-mentioned embodiment, The electrode 35 is eliminated from the substrate 33 and it may be made to carry out direct continuation of the electrode 32 of the semiconductor chip 31 to the upper bed exposed portion of the conductor path 34 of the substrate 33 via the wire 38.

[0071]Although what formed the vamp 36 in the lower end exposed portion of the conductor path 34 of the substrate 33 was illustrated, this vamp 36 is not necessarily required, when

providing the vamp and jointing material which replace this in the mother board side.

[0072]Although what established the conductor path 34 in the substrate 33 was illustrated, it is good also considering a part or all of these conductor paths 34 as an inductor circuit like a 2nd and 3rd embodiment, or a capacitor circuit.

[0073]As mentioned above, although what carries one semiconductor chip in one substrate was illustrated as a semiconductor device, two or more semiconductor chips may be carried in one substrate, and a semiconductor device may consist of the above-mentioned 1st thru/or a 4th embodiment.

[0074]Although the inductor circuit and the capacitor circuit were illustrated as a noise rejection circuit, Although it may be made to provide a resistance circuit and part circuits other than this in a substrate and flip chip bonding method and the wire-bonding method were illustrated as a conjunctive of a semiconductor chip and a substrate to the pan that it may be made to form this on a substrate in the case of a simple circuit like a resistance circuit, The various well-known bonding methods can be used for both connection.

[0075]

[Effect of the Invention]Since a noise is removable from both the signal inputted into a semiconductor chip via a substrate, and the signal outputted via a substrate from a semiconductor chip in the stage of input and output according to this invention as explained in full detail above, It is not necessary to arrange noise suppression parts separately around the semiconductor device mounted in the mother board like before, and the space for mounting noise suppression parts is eliminated from a mother board, and can contribute to high density assembly, and. The land and leading-about line for noise suppression parts are eliminated, and wiring of a mother board can be simplified.

---

[Translation done.]

## DESCRIPTION OF DRAWINGS

---

[Brief Description of the Drawings]

[Drawing 1] The built-up-section figure and manufacturing method explanatory view of a semiconductor device concerning a 1st embodiment of this invention

[Drawing 2] The built-up-section figure and manufacturing method explanatory view of a semiconductor device concerning a 2nd embodiment of this invention

[Drawing 3] The built-up-section figure and manufacturing method explanatory view of a semiconductor device concerning a 3rd embodiment of this invention

[Drawing 4] The built-up-section figure and manufacturing method explanatory view of a semiconductor device concerning a 4th embodiment of this invention

[Description of Notations]

1 [ -- A substrate, 5 / -- Conductor path, ] -- A semiconductor chip, 2 -- An electrode, 3 -- A vamp, 4 6 [ -- An electrode, 13 / -- Vamp, ] -- A vamp, 7 -- Sealing resin, 11 -- A semiconductor chip, 12 14 [ -- Sealing resin, ] -- A substrate, 15 -- An inductor circuit, 16 -- A vamp, 17 21 [ -- A substrate, 25 / -- Inductor circuit, ] -- A semiconductor chip, 22 -- An electrode, 23 -- A vamp, 24 26 [ -- A semiconductor chip, 32 / -- An electrode, 33 / -- A substrate, 34 / -- A conductor path, 35 / -- An electrode, 36 / -- A vamp, 37 / -- Die bond resin, 38 / -- A wire, 39 / -- Mold resin. ] -- A capacitor circuit, 27 -- A vamp, 28 -- Sealing resin, 31

---

[Translation done.]





で出力される起停の両方から、入出力の段階でノイズを内蔵に除去することができ、また、基板24内にノイズ除去回路としてインダクタ回路25とコンデンサ回路26を内蔵する。基板24の裏面に、インダクタ回路25とコンデンサ回路26を内蔵する。また、基板24の裏面に、インダクタ回路25とコンデンサ回路26を内蔵する。

【0062】依って、従来のようにマザーボードに実装された半導体装置の同様にノイズ対策部品を別途配置する場台に比べて高い除去効率が得られる。

る必要がなく、ノイズ対策部品を実装するためのスペースをマザーボードから排除して高密度実装に挑戦できる  
と共に、ノイズ対策部品のランド及び引き出しライン  
を排除してマザーボードの配線を簡略化できる。

【0053】例、上記の第3変換形態では、半導体チップ21の電極22をパンプ23を介して基板24のインダクタ回路25及びコンデンサ回路26の上層回路部分に接続したものを例示したが、半導体チップ1の電極に接続したものを例示した。

2.2からパンプ2.3を排除し、その代わりとして、該地  
橋2.2またはインダクタ回路2.5及びコンデンサ回路2  
6の上端導山部分に平田等の接合材を設けて、該接合材

【0054】また、図24のインダクタ回路25及びコンデンサ回路26の下端露出部分にパンプ27を設けたものを例示したが、該パンプ27は、これに代わるパ

ンパや接合材をマザーボード側に添わせる場合は必ずしも必要なものではない。

止動器 2 は両器間の機械的な接触強度が足りない場合のみ用いるようにしてもよい。

同路26を設けたものを例示したが、これらインダクタ同路25及びコンデンサ同路26の二部を第1実施形態同路25及びコンデンサ同路26の一部として、勿論、全てをそのような導体路としてもよく、勿論、全てをインダクタ同路25及びコンデンサ同路26の二部として設けることも可能である。

【0057】第4実施形態、図4(a)には本発明の第4実施形態に係る半導体装置の積層断面図を示してある。

【0058】半導体チップ（ベアチップ）31は、LSI等から成り、その上面には複数の電極32が所定配列で設けられている。

例えば Mn / n 系フエライト、Ni / n 系フエライト、Cu / Zn 系フエライト等の各種フエライト、好ましくは Ni—Zn 系フエライトから形成されている、ま

た、この基盤33内には、複数の導体路34が形成されている。さらに、各導体路34の上端露出部分、または基板下面のこれに対応する位置には、電極（ランド）35がそれぞれ形成され、また、各導体路34の下端露出部分

部分、または基板下面のこれに対応する位置には、半田等の接合材料から成るバンパ36がそれぞれ設けられて

と共に、ノイズ対策部品用のランド及び引き出しラインを排線してマザーボードの配線を簡略化できる。

331の集積32をソライヤ38を介して基板33の電極35に接続したものを示したが、基板33から電極35を接続し、半導体チップ31の電極32をソライヤ38を介して基板33の導体部34の上面露出部分に直

【0071】また、基板33の端面334の下端露出部335にバンズ36を覆ったものを開示したが、該バンズ36は、これに代わるバンズや導電材をマザーボード側に接合させるようにしてもよい。

受ける場合は必ずしも必要なものではない。

【0073】以上、上述の第1乃至第4の実施形態では、1つの誘電体チップを搭載したものを、1つの誘電体の基板に搭載する。

この点に注視して半導体装置を構成してもよい。  
半導体装置として示したが、複数の半導体チップを1  
【0074】また、ノイズ除去回路としてインダクタ同  
とコンデンサ回路を指示したが、抵抗回路やこれ以外

[illegible]

【0075】

発明の利益は、公正延したように、本発明によれば、

某社を紹介して平標体チップ<sup>1)</sup>に入力される符号と、平標体チップから基板を紹介して出力される符号の両方から、出力の側でノイズを除去することができるので、従来

のようにマリー・ボードに安否がされた手塚良雄の回りに  
ノイズ対策用品を別途配属する必要がなく、ノイズ対策  
部品を更迭するためのスペースをマリー・ボードから排除  
して高信頼実装に貢献できると共に、ノイズ対策部品用

【図1】本朝明の第一突撃形態に於ける半導体装置の組立

所置図と製造方法説明図


【図 3】本発明の第 3 実施形態に係る半導体装置の側立断面図と製造方法説明図

【符号の説明】  
1…半導体チップ、2…電極、3…パンプ、4…基板、  
5…導体路、6…パンプ、7…封止樹脂、11…半導体  
チップ、12…電極、13…パンプ、14…基板、15  
チップ


インダクタ回路、16…バンプ、17…封止樹脂、21…半導体チップ、22…電極、23…バンプ、24…基板、25…インダクタ回路、26…コンデンサ回路、27…バンプ、28…封止樹脂、31…半導体チップ

一、39…モールド樹脂、  
36…パンプ、37…ダイボンド樹脂、38…ワイヤ  
32…磁芯、33…基板、34…導体路、35…電極、


【図1】



【図2】



【図3】



【図4】

